


Figure 1

100.041US01



2 MHz PCM HW A

0	1	2	3	4	5	6	7
---	---	---	---	---	---	---	---

2 MHz PCM HW B

0	1	2	3	4	5	6	7
---	---	---	---	---	---	---	---

2 MHz PCM HW C

0	1	2	3	4	5	6	7
---	---	---	---	---	---	---	---

2 MHz PCM HW D

0	1	2	3	4	5	6	7
---	---	---	---	---	---	---	---

8 MHz PCM HW

A	B	C	D
0-7	0-7	0-7	0-7

Figure 2

Figure 4

MEMORY CIRCUIT

Address	Column																			
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Memory Portion for Odd Time Slots	0																			
	1																			
	2																			
	3																			
	4	1A	1B	1C	1D	2A	2B	2C	2D	3A	3B	3C	3D	4A	4B	4C	4D	5A	5B	5C
	5																			
	6																			
	7																			
Memory Portion for Even Time Slots	8																			
	9																			
	10																			
	11																			
	12	1A	1B	1C	1D	2A	2B	2C	2D	3A	3B	3C	3D	4A	4B	4C	4D	5A	5B	5C
	13																			
	14																			
	15																			

Figure 3




FIGURE 5

MEMORY CIRCUIT

Memory Portions for Even Time Slots		Memory Portions for Odd Time Slots				
Address		Columns				
		1	2	3	4	5
0						
1						
2						
3						
4	1A	2A	3A	4A	5A	
5						
6						
7						
8						
9						
10						
11						
12	1A	2A	3A	4A	5A	
13						
14						
15						

Columns				
1	2	3	4	5
1C	2C	3C	4C	5C

602-1

602-2

602-3

602-4

Figure 6

## MEMORY CIRCUIT




Figure 7